Browse by Subject

Related Papers

2007	Decimal floating-point in z9: An implementation and testing perspective
2007	IBM POWER6 accelerators: VMX and DFU
2005	Design and exploitation of a high-performance SIMD floating-point unit for Blue Gene/L
2005	IBM PowerPC 440 FPU with complex-arithmetic extensions
2005	Vectorization techniques for the Blue Gene/L double FPU
2004	The IBM eServer z990 floating-point unit
2002	POWER4 system microarchitecture
2000	A multithreaded PowerPC processor for commercial servers
2000	POWER3: The next generation of PowerPC processors
1999	Architecture and software support in IBM S/390 Parallel Enterprise Servers for IEEE Floating-Point arithmetic
1999	The S/390 G5 floating-point unit
1997	A programmer’s view of performance monitoring in the PowerPC microprocessor
1997	CMOS floating-point unit for the S/390 Parallel Enterprise Server G4
1997	Design methodology for the S/390 Parallel Enterprise Server G4 microprocessors
1997	Understanding some simple processor-performance limits
1996	The floating-point unit of the PowerPC 603e microprocessor
1994	POWER2 fixed-point, data cache, and storage control units
1994	POWER2 floating-point unit: Architecture and implementation
1983	Exclusive-OR Representations of Boolean Functions
1982	Common Chip for Use in Disk and Diskette Controllers
1982	Design Considerations for a VLSI Microprocessor
1982	System Development and Technology Aspects of the IBM 3081 Processor Complex
1981	High-Speed Binary Adder
1981	Logic Synthesis Through Local Transformations
1981	System/360 and Beyond
1981	The Architecture of IBM's Early Computers
1980	Design of Large ALUs Using Multiple PLA Macros
1979	High-Speed Programmable Logic Array Adders
1958	On Checking an Adder
1958	Programs as a Tool for Research in Systems Organization
1957	An Experimental 50-Megacycle Arithmetic Unit