|
|
|
| |
|
Challenges and future directions for the scaling of dynamic random-access memory (DRAM) |
 |
by J. A. Mandelman, R. H. Dennard, G. B. Bronner, J. K. DeBrosse, R. Divakaruni, Y. Li, C. J. Radens
|
|
|
|
 |
|
Significant challenges face DRAM scaling toward and beyond the 0.10-μm generation. Scaling techniques used in earlier generations for the array-access transistor and the storage capacitor are encountering limitations which necessitate major innovation in electrical operating mode, structure, and processing. Although a variety of options exist for advancing the technology, such as low-voltage operation, vertical MOSFETs, and novel capacitor structures, uncertainties exist about which way to proceed. This paper discusses the interrelationships among the DRAM scaling requirements and their possible solutions. The emphasis is on trench-capacitor DRAM technology. |
|
|
| Related Subjects: CMOS; Etching; Integrated circuit design; Memory (computer) design and technology; Memory, random-access; Metallurgy; Transistors; VLSI |
|
|
|
HTML