IBM Journal of Research and Development
IBM Skip to main content
  Home     Products & services     Support & downloads     My account  

  Select a country  
Journals Home  
  Systems Journal  
Journal of Research
and Development
    Current Issue  
    Recent Issues  
    Papers in Progress  
    Recent publications  
    Author's Guide  
  Contact Us  
  Related links:  
     IBM Research  

IBM Journal of Research and Development  
Volume 26, Number 3, Page 362 (1982)
Computer Packaging
  Full article: arrowPDF   arrowCopyright info


A VLSI Bipolar Metallization Design with Three-Level Wiring and Area Array Solder Connections

by L. J. Fried, J. Havas, J. S. Lechaton, J. S. Logan, G. Paal, P. A. Totta
The ability to interconnect large numbers of integrated silicon devices on a single chip has been greatly aided by a three-level wiring capability and large numbers of solderable input/output terminals on the face of the chip. This paper describes the design and process used to fabricate the interconnections on IBM's most advanced bipolar devices. Among the subjects discussed are thin film metallurgy and contacts, e-beam lithography and associated resist technology, a high temperature lift-off stencil for metal pattern definition, planarized rf sputtered SiO2 insulation/passivation, the "zero-overlap" via hole innovation, in situ rf sputter cleaning of vias prior to metallization, and area array solder terminals.
Related Subjects: Chemistry and chemical engineering; LSI; Materials; VLSI